

Berry Discrete/UMA Schematics Document

AMD Danube CPU S1g4

AMD GPU Madison-LP/M96-LP M2


RS880M + SB820M

2010-03-08

REV : A00

DY : Nopop Component

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4


Document Number
Berry AMD Discrete/UMA

Rev
A00

Date: Monday, March 08, 2010

Sheet 1 of 95

Project code : 01-14K01-001
PCB P/N :
Revision : X-Build




Power Shape

Regulator

LDO

Switch

Power Block Diagram



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TitlePower Block Diagram


SizeA3

Document NumberBerry AMD Discrete/UMA


RevA00

Date: Thursday, March 04, 2010Sheet3 of 95


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Name	Strap Name	Schematic Note
LPCCLK0	ECEnableStrap	<p>★ Embedded Controller (EC)</p> <p>0 V - Disabled 3.3 V - Enabled</p>
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	<p>ROMTYPE_1 ROMTYPE_0 ROM TYPE</p> <p>3.3V 0V SPI ROM</p> <p>3.3V 3.3V Reserved</p> <p>0V 0V Firmware Hub</p> <p>0V 3.3V LPC ROM (supports both LPC and PMC ROM types)</p> <p>★</p>
LPCCLK1	CLKGEN	<p>Defines clock generator</p> <p>★ 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate i nternal clocks only.</p> <p>3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks</p>
PCICLK1	BIF_GEN2_ COMPLIANCE_Strap	<p>Set PCIe to Gen II mode</p> <p>0V- Force PCIe interface at Gen I mode</p> <p>★ 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.</p>
PCICLK2	BootFailTmrEn	<p>Watchdog function</p> <p>★ 0V- Disable the boot fail timer function</p> <p>3.3V- Enable the boot fail timer function</p>
PCICLK3	DefaultStrapMode	<p>Default Debug Straps</p> <p>★ 0V- Disable Debug Straps.</p> <p>3.3V- Select external Debug Straps</p>
PCICLK4	CPUClkSel	<p>CPU/NB HT Clock Selection</p> <p>★ 0V- Reserved.</p> <p>3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.</p>
AZ_SDOUT	CoreSpeedMode	<p>Slow down core clock for low power platform.</p> <p>★ 0V- Performance mode</p> <p>3.3V- Low Power mode</p>

RS880M Strapping


Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO _ENABLE#	<p>Enables debug bus access through memory I/O pads and GPIOs.</p> <p>0: Enable ★ 1: Disable</p>
DAC_HSYNC	SIDE_PORT_EN#	<p>Indicates if memory side-port is available or not</p> <p>0: Available(UMA) 1: Not available(Discrete)</p>
SUS_STAT#	LOAD_EEPROM_STRAPS#	<p>Selects loading of strap values from EEPROM.</p> <p>0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details.</p> <p>★ 1: Use default values</p>

USB Table

USB	
Pair	Device
0	USB0 (I/O Board/ESATA)
1	USB1 (I/O Board)
2	USB2 (CRT Board)
3	USB3 (CRT Board)
4	WLAN USB
5	WWAN USB
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA (LVDS CONN)
12	RESERVED
13	RESERVED

PCIE Routing

RS880M	
LANE0	MiniCard WLAN
LANE1	LAN
LANE2	MiniCard WWAN



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Clock Generator ICS9LPRS480

Size A3	Document Number	Rev
	Berry AMD Discrete/UMA	A00
Date: Thursday, March 04, 2010	Sheet 7	of 95

SSID = CPU



SKT-BGA638H176

1'nd 62.10055.111

2'nd 62.10055.171

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU_HT_LINK I/F_(1/4)

Size
A4

Document Number

Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010



Sheet 8 of 95

Set empty: C905,C906,C903,C909,C913,C910,C915

4.7UF*4
0.22UF*4
1000PF*4
180PF*4



0.9V, 1.25A--DDR1066
1.05V, 1.75A---DDR1333



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_DDR (2/4)**


Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010 Sheet 9 of 95

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



HDT Connectors



<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	<i>CPU_Control&Debug_(3/4)</i>
-------	---

Size A3	Document Number Berry AMD Discrete/UMA	Rev A
------------	--	----------

Date: Thursday, March 04, 2010 Sheet 10 of 95



1231-2 1119-3



1231-2



1.5V_SUS 1.5V(3A) for VDDIO



A horizontal number line with several points marked by dots. Below the line, the point on the far left is labeled $1119-3$ and the point on the far right is labeled 1231 . There are four other unlabeled points between them.

[illegible]

□

S880M : 71.RS880.M05

Place < 100mils from pin C23 and A24

Place < 100mils from pin B25 and B24

A-LINK

(20)	ALINK_NBRX_SBTX_P0	AA8	SB_RX0
(20)	ALINK_NBRX_SBTX_N0	Y8	SB_RX0
(20)	ALINK_NBRX_SBTX_P1	AA7	SB_RX1
(20)	ALINK_NBRX_SBTX_N1	Y7	SB_RX1
(20)	ALINK_NBRX_SBTX_P2	AA5	SB_RX2
(20)	ALINK_NBRX_SBTX_N2	AA6	SB_RX2
(20)	ALINK_NBRX_SBTX_P3	W5	SB_RX3
(20)	ALINK_NBRX_SBTX_N3	Y5	SB_RX3

RS880M-1-GP

Place < 100mils from pin AC8 and AB8

A-LINK

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **AMD-RS880M HT LINK&PCIe(1/4**

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 12 of 95	

RS880M : 71.RS880.M05





Layout Note
Trace at least 15 mil



UMA DAC Signal:

GREEN/BLUE: Connected to GND through two separate 150- 1% resistors.

RED: Connected to GND through two separate 133- 1%
resistors. (For match resistor on CRT/B 150- 1%)



STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use DAC_VSYNC)

Enables debug bus access through memory I/O pads and GPIOs.

```
*1 : Disable
0 : Enable
```

SIDE PORT EN# (RS880M use DAC HSYNC)

```
1 = Memory Side port Not available  DIS
0 = Memory Side port available      UMA SPM
```


LOAD EEPROM STRAPS#(RS880M use SUS STAT#)

Selects Loading of STRAPS From EEPROM

```
*1 : use Default Values
```

0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected

*DEFAULT






DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **AMD-RS880M LVDS&CRT (2/4)**

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------


Date: Thursday, March 04, 2010 Sheet 13 of 95





(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 16 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00


Date: Thursday, March 04, 2010



Sheet 17 of 95











<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title SB820M_SATA-IDE_(3/5)		
Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 22 of	95



REQUIRED STRAPS



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCLK_KBC (PCI_CLK3)	PCLK_FWH (PCI_CLK4)	LPCCLK0	LPCCLK1	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	DEFAULT CLKGEN DISABLED (Use External)	L, H = LPC ROM L, L = FWH ROM


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820M has 15K internal PU FOR PCI_AD[27:23]

<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


SizeDocument NumberRev

Berry AMD Discrete/UMA***A00***

Date: Thursday, March 04, 2010Sheet 25 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Date: Thursday, March 04, 2010

Sheet 26 of 95


A00

Reserved

Berry AMD Discrete/UMA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev


Berry AMD Discrete/UMA**A00**

Date: Thursday, March 04, 2010

Sheet 27 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010


Reserved

Rev
A00

Sheet 28 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010	Sheet 29 of 95
--------------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010	Sheet 31 of 95
--------------------------------	----------------


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Berry AMD Discrete/UMA</i>		Rev <i>A00</i>
Date: Thursday, March 04, 2010		Sheet 32	of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010


Reserved

Rev
A00

Sheet 33 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 34 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010	Sheet 35 of 95
--------------------------------	----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 36 of 95



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A4

Document Number

Date: Thursday, March 04, 2010

Reserved


Berry AMD Discrete/UMA

Sheet 38 of 95

Rev


A00

SSID = Thermal



(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 40 of 95	

SSID = Reset.Suspend



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **Power On Logic**

Size A4	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010 Sheet 41 of 95




Run Power

1117-2
Remove

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010


Reserved

Rev
A00

Sheet 43 of 95



SSID = BATT CONN

Batt Connector



For actual location, need to be swap all pin

Close to Batt Connector



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number

Berry AMD Discrete/UMA


Rev

A00

Date: Thursday, March 04, 2010


Sheet 44 of 95

SSID = Charger



◀Core Design▶

PWR.Plane.Regulator_3p3v5v



TPS51125	CH1	CH2
TONSEL	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

RT8205B(74.08208.A73)	CH1	CH2
TONSEL	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TPS51125	74.51125.073
RT8205BQW	74.08208.A73

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

ENO	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<Core Design>

DELL Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.



File: **RT8205B_5V/3D3V**

Size A2 Document Number **Berry AMD Discrete/UMA** Rev **A00**

Date: Thursday, March 04, 2010 Sheet 46 of 95

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: VISHAY SIR462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037
 L/S: VISHAY SIT7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037

Core Design

DELL Wistron Corporation		
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.		
Title VREG : +VCC_CORE&+VDDNB		
Size A2	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 47	of 95


SS1D = PWR.Plane.Regulator_+1.1V_RUN

RT8209EGQW for +1.1V_RUN

0222-3
Remove

PWM TYPE	PRa	PRb
*RT8209B	10 ohm	4.7 ohm
TPS51117	300 ohm	0 ohm

*DEFAULT




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN 33Arms CYNTEC/ 68.1R510.10J
O/P cap: 330U 2.5V EEFCX0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/3.2mohm@4.5Vgs/ 84.00164.037

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title RT8209E_+1.1V_RUN			
Size A3	Document Number	Rev A00	
Date: Monday, March 08, 2010		Sheet 48 of 95	

SSM - ATX Power Regulator 1p5v0p75v



11/9
PR4916
100KR2J-1-GP
Refer to DJ1 PR8606
(51,52,89,90) RUNPWROK

1120-7
PR4906
620KR2F-GP

0622
1118-3
(21,37) PM_SLP_S5#

Design Current = 0.7A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10U
O/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI1R164DP/ POWERPAK-8/ 2.6mOhm/3.2mOhm@4.5Vgs/ 84.00164.037


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
RT8207 +1.5V SUS

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 49 of 95	

RT9025 for +1.1V_ALW



RT9025 for +VDDR



10/2

<Core Design>



Title

RT9025 +VDDRSize
A3

Document Number

A3


Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010

Sheet 51 of 95

```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN



```
SSID = PWR.Plane.Regulator_1p8v
```

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.8V RUN

Size
A3

Document Number

Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010


Sheet 52 of 95

WWW.AliSaler.Com

SSID = PWR.Plane.Regulator_0P9v

SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **VREG : +CPU_VDDR&+2.5V_RUN**


Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010	Sheet 53 of 95
--------------------------------	----------------




9/22

INVERTER POWER







LCD POWER




<Core Design>




Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 54 of	95



10/1



10/1



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LVDS Switch	
Size	Document Number		Rev	
	Berry AMD Discrete/UMA		A00	
Date:	Thursday, March 04, 2010		Sheet	55 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 56 of 95


SSID = VIDEO HDMI CONNECTOR

(12) PCIE_NT_X_GRX_P[12..15] >> PCIE_N_H_TX_GRX_P[12..15] (80)
 (12) PCIE_NT_X_GRX_N[12..15] >> PCIE_N_H_TX_GRX_N[12..15] (80)


HDMI DISCRETE/ UMA Co-lay






9/15



9/22




HDMI CONN



SSID = Thermal

Fan Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP/Fan Connector

Size
A3

Document Number

Berry AMD Discrete/UMA



Rev


A00

Date: Thursday, March 04, 2010

Sheet 58 of 95


SATA HDD Connector





(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 61 of 95

SPI FLASH ROM (16M bits) for KBC



SSID = RBATT

RTC Connector



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

	Document Number
--	-----------------

Berry AMD Discrete/UMA


Rev	400
-----	-----

Date: Thursday, March 04, 2010


Sheet 62 of 95

Sheet 62 of 93

IO Board USB Power



CRT Board USB Power



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size

Document Number

Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010

Sheet 63 of 95


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010		Sheet 64 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 65 of 95	

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 67 of 95	

Internal Keyboard Connector



20.K0524.030
20.K0461.030


TouchPad Connector



20.K0320.004
20.K0326.004

KB Backlight Connector

0208-2




+5V KB BL
KB_LED_BL_DET
KB_BL_CTRL#

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Key Board/Touch Pad	
Size	Document Number	Rev		
A3	Berry AMD Discrete/UMA	A00		
Date:	Thursday, March 04, 2010	Sheet	68	of 95

SSID = Hall.Sensor



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Effect Sensor			
Size A4	Document Number Berry AMD Discrete/UMA		Rev A00
Date: Thursday, March 04, 2010		Sheet 69 of 95	



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 70 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 71 of 95

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED


Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 72 of 95

Bluetooth Module conn.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00
Date:	Thursday, March 04, 2010	Sheet 74 of 95

(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Reserved					
Size A4	Document Number Berry AMD Discrete/UMA				Rev A00
Date: Thursday, March 04, 2010			Sheet 75 of 95		

WWW.AliSaler.Com
SSID = Int.Conn

ESATA USB

(21) USB_PP0

<< >>

(21) USB_PN0

<< >>

WWAN USB

(21) USB_PP5

<< >>

(21) USB_PN5

<< >>

USB PORT

(21) USB_PN1

<< >>

(21) USB_PP1

<< >>

WLAN USB

(21) USB_PP4

<< >>

(21) USB_PN4

<< >>

(37) E51_RXD

<< >>

(37) E51_TXD

<< >>

WWAN PCIE

(12) PCIE_RXP2

<< >>

(12) PCIE_RXN2

<< >>

WWAN PCIE

(12) PCIE_TXP2

<< >>

(12) PCIE_TXN2

<< >>

SMBUS

(18,19) SB_SMBDATA

<< >>

(18,19) SB_SMBCLK

<< >>

+DC_IN_SS

(37) WIFI_RF_EN

<< >>

(7) WWAN_CLK_REQ#

<< >>

(37) WWAN_RADIO_DIS#

<< >>

(37) PSID_DISABLE#

<< >>

(37) 8103_GPO

<< >>

(12) PCIE_RXP1

<< >>

(12) PCIE_RXN1

<< >>

LAN PCIE

(12) PCIE_TXP1


<< >>

LAN PCIE

(12) PCIE_TXN1

<< >>

10/9



SATA_TXN2 (22)

SATA(ESATA)

SATA_TXP2 (22)

SATA(ESATA)

SATA_RXN2 (22)

SATA(ESATA)

SATA_RXP2 (22)

SATA(ESATA)

PCIE_TXP0 (12)

WLAN PCIE

PCIE_TXN0 (12)

WLAN PCIE

PCIE_RXP0 (12)

WLAN PCIE

PCIE_RXN0 (12)

WLAN PCIE

CLK_PCIE_WLAN (7)

WLAN CLK

CLK_PCIE_WLAN# (7)

WLAN CLK

CLK_PCIE_LAN (7)

LAN CLK

CLK_PCIE_LAN# (7)

LAN CLK

CLK_PCIE_WWAN (7)

WWAN CLK

CLK_PCIE_WWAN# (7)

WWAN CLK

at least 80 mil

+5V_USB1

+5V_ALW

+3.3V_RUN

+3.3V_ALW

+1.5V_RUN

0208-2

PM_LAN_ENABLE (37)

PLTRST#_LAN_WLAN (20,70,78)

WLAN_CLK_REQ# (7)


PCIE_WAKE# (21)

BT_ACT (73)

WLAN_ACT (73)

PSID_EC (37)

0107-6



WWW.AliSaler.Com

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size

Document Number

Berry AMD Discrete/UMA


Rev

A00


Date: Thursday, March 04, 2010

Sheet 76 of 95

SSID = Int.Conn



10/1 CRT Board Connector




20.F0772.020
SEC. 20.F1035.020


CRT RGB

Close to CRT Board CONN

Filter design on CRT Board




CRT DDCDATA & DDCCLK



Pull High 5V Design on CRT Board

CRT Hsync & Vsync level shift

Close to CRT Board CONN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CRT Board Connector

Size A3 Document Number **Berry AMD Discrete/UMA** Rev **A00**

Date: Thursday, March 04, 2010 Sheet 77 of 95

SSID = SDIO

Card Reader connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

A4

Document Number



Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010


Sheet 78 of 95



CPU Thermal module hole





GPU Thermal module hole




0210-2


stand off




EMI Reserve




EMI Reserve 1117-4




1118-2 RF Team Solution




0106-3 RF Team Solution




0108-1 EMC reserved





CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1



<Core Design>


DELL Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title GPU PCIE/STRAPPING(1/5)

Size A3 Document Number Berry Rev A00

Date: Thursday, March 04, 2010 Sheet 80 of 95



PLACEMENT OF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (Mad/Park)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

DDR3/GDDR3 Memory Stuff Option (M96/M92)

	GDDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R




***This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For Mannheim	For M96-M2
R_MEM_1	68pF	10K
R_MEM_2	51R	0R/Short
R_MEM_3	DNI	DNI
C_MEM	10K	2.2nF

Core Design

DVFDATA[0:3]	Description
1000	DDR3 Hynix-H5TQ1G63BFR-12C (800MHz)
0000	DDR3 Samsung-K4W1G1646E-HC12 (800MHz)

DVPDATA[0:3] Default: Pull down



Madison Only
JTAG SIGNAL OPTION

















SIGNAL	Normal mode	Debug mode
TESTEN	"1" (PU)	"1" (PU)
JTAG_TRST#	"0" (PD)	"1" (PU)
JTAG_TCK	CLK	"1" (PU)
JTAG_TMS	"1" (PU)	"1" (PU)

(7) CLK_VGA_27M_5S

1215-5


RES04
DIS2
0R242-001
CR029
1

+1.5V_RUN_VGA




Clock Input Configuraiton -GDDR3/DDR3


- a) 27MHz crystal connected to XTALIN or XTALOUT or
- b) 27MHz (1.8V) oscillator connected to XTALIN or
- c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)




NOTE4:
For M2 design compatibility, refer to the document AN M96 Ax and AN M97 Ax










DIS_Samsung_M96/Mad




DIS_Samsung_M96/Mad







DIS_Samsung

20090902




20090902






DIS_Samsung

20090902



<Core Design>





M96 Power Table

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.1V

PR8912=49.9KR
64.49925.6DL

Park Power Table

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.12V

PR8912=49.9KR
64.44225.6DL

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 90mOhm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8208B_+VCC_GFXCORESize
A3


Document Number

Berry AMD Discrete/UMA


Rev	A00
-----	------------

Date: Thursday, March 04, 2010

Sheet 89 of 95





+3.3V_RUN_VGA



APL5930KAI for +1.0V_RUN_VGA

Will be Change to +1.0V_RUN_VGA





VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X01	11/6	1	10	Add C1002 10uF, C1007, EC1001 0.1uF, C1008 10pF.	Insure signal quality.	EE
		2	13	Change R1314 to 4.7K.	Meet CRB.	EE
		3	51	Swap PU5101 pin3, pin4.	Correct input voltage level.	EE
		4	82	Add R8210 0R.	Reserve GPU clock input source.	EE
	11/9	1	30	Change C3014 to 2.2uF.	Reduce package size.	EE
		2	69	Change C6903 to 0.1uF.	Reduce package size.	EE
		3	49	Add PR4916 100KR.	To prevent leakage in S3 status.	EE
	11/10	1	18,19	Change DIMM socket Part Number.	Request by ME.	ME
		2	37	Add R3754 100KR.	To detect leakage current.	EE
	11/11	1	10	Modify R1028 pull-up to +1.5V_RUN.	Solve leakage in S3 status.	EE
	11/12	1	20	Change C2011 to 18pF, C2012 to 15pF.	Set accurate clock frequency.	EE
		2	37	Add C3717 10pF.	Stable singal level.	EE
		3	57	Delete RN5711, RN5705.	Redundant parts.	EE
		4	13	Delete R1331, R1332, R1308.	Redundant parts.	EE
		5	77	Add Pi-filter.	Cure EMI.	EMC
	11/13	1	20	Change X2001 P/N.	Request by Sourcer.	Sourcer
		2	7	Change R713 to 47R.	Fine tune damping.	EE
		3	82	Add R8211 80.6R, R8220 150R.	Set a voltage divider to 1.8V level swing.	EE
		4	21	Add R2133 1KR.	For UMA VRAM vendor selection.	EE
	11/16	1	22	Delete RN2203 pin 4, pin 5 connection.	Solve S5 leakage.	EE
		2	51	Change PR5105 pull-up to +3.3V_RUN.	Prevent leakage.	EE
		3	21	Add C2103, C2104 0.1uF.	For signal stability.	EE
		4	37	Add C3718 0.1uF.	For signal stability.	EE
		5	41	Add C4101, C4102 0.1uF.	For signal stability.	EE
		6	49	Add PC4923 0.1uF.	For signal stability.	EE
		7	66	Add C6601, C6602 0.1uF.	For signal stability.	EE
		8	77	Add RN7713 150R.	Move impedance matching resistor from CRT/B to M/B.	EMC
		9	78	Change CARDBD1 pin 2 link to PLTRST#_LAN_WAN.	Change card reader chip to RTS5159 to solve EMI.	EMC
	11/17	1	30	Add R3014, R3017, R3020 0R to link AGND and GND.	Issue for pop noise when system boot.	EE
		2	42,48,50	Merge 1.1V power solution on main board.	Save components.	EE, Power
		3	77	Modify CRTBD1 pin define.	Relief EMI.	EMC
		4	79	Add some decoupled capacitors.	Request by EMC.	EMC
		5	37	Change R3737 to 33R, stuff C3715 10pF.	Request by EMC.	EMC
		6	62,89	Sutff EC6203 22pF, PC8911, PC8907 0.1uF.	Request by EMC.	EMC
		7	45,46,47	Stuff EC4502 0.1uF, PC4605, PC4609, PC4738 0.1uF.	Request by EMC.	EMC

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Change notes

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 92 of 95	

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X01	11/17	8	9	Delete R904.	Remove redundant layout trace.	EE
	11/18	1	81	Swap R8105, C8103 location.	Meet CRB.	EE
		2	79	Add some decoupled capacitor.	By RF team request.	RF
		3	49	Change PR4903 to 620KR.	Change to common part.	Power
	11/19	1	All	Synchronize with DJ schematic.	Schematic standardlize.	EE
		2	48	Change P/N for PU4802, PU4803, PU4804, PU4805.	Rquest by Power team	Power
		3	All	Review all capacitors tolerance.	Total review for deratig.	EE
		4	21	Add RN2105 0R.	Reserve to fine tune signal quality.	EE
		5	21	Change RN2101 to 4.7KR.	Fine tuned value for signal.	EA
		6	37	Add RN3705, R3755 0R.	To isolate layout trace to DB1 connector.	EA
		7	49	Change PC4908 to 2.2uF.	Changed by EA report.	EA
	11/20	1	54	Modify R5408 connection.	To synchronize with DJ.	EE
		2	57	Add D7701.	To prevent leakage from RGB monitor.	EE
		3	86	Add C8626 0.1uF.	By EA report.	EA
		4	37	Add R3756 10KR, C3720 0.1uF.	Synchronize with DJ.	EE
		5	37	Delete RN3705, R3755.	For more layout space.	EE
		6	13	Delete TP1303, TP1304.	For more layout space.	EE
		7	49	Delete PR4905.	For more layout space.	EE
		8	89	Add PC8918 0.1uF.	Stable signal quality.	EE
	11/24	1	46, 49	Change PU4601, PU4901 Power components.	Request by Power team.	Power
	11/25	1	46, 47, 49, 89	Change power components.	Request by Power team.	Power
	11/29	1	10	Change C1008 to 10pF.	Fine tuned signal slew rate to meet specification.	EE
		2	30	Change R3007 to 2.2KR.	By FAE suggestion.	EE
X02	12/04	1	81	Set BOM mark R8104, R8106, R8107, R8110, R8111, R8112.	Implement co-layout Madison and M96.	EE
		2	82, 84	Add R8407, R8408 0R.	Implement co-layout Madison and M96.	EE
		3	80	Add R8016 10KR.	Implement co-layout Madison and M96.	EE
		4	83, 84	Set BOM mark.	Implement co-layout Madison and M96.	EE
		5	83	Add L8306, L8307, C8397, R8301, R8302, R8303.	Implement co-layout Madison and M96.	EE
	12/05	1	37	Change R3756, C3720 connection.	Correct soft-start for EC power.	EE
	12/08	1	90	Set BOM mark.	Implement co-layout Madison and M96.	EE
	12/15	1	15	Delete RN1501, Add G1501~G1504.	Synchronize with DJ and supply sufficient power rail.	EE
		2	62	Add R6207 100KR.	Insure SPI Write-Protect pin signal level.	EE
		3	66	Change C6602 net name.	Correct signal name.	EE
		4	81	Add R8122 1KR, RN8101 4.7KR.	Meet M96 schematic check list.	EE
		5	82	Swap CLK_VGA_27M_NSS and CLK_VGA_27M_SS connection.	Solve external RGB display tremble issue.	EE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Berry AMD Discrete/UMA

Rev

A00

Date: Thursday, March 04, 2010

Sheet 93 of 95

Change notes

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	12/16	1	66	Change R6605 to 0R.	Assure power button level set to low.	EE
		2	37,76	Add net "8103_GPO".	Implement LAN DSM hardware function.	EE
	12/17	1	37	Add U3703.	To solve SPI WP signal malfunction on EC.	EE
	12/18	1	82	Add R8222 1MR.	Assure crystal resonant clock stable.	EE
		2	81	Set VRAM reset circuit.	Follow M96 reset circuit and reseve BOM option.	EE
	12/25	1	18	Change TC1801 to 330uF, 2V tolerance.	Implement common part for 1.5V power rail.	EE
		2	46	Change PR4603 to 127KR.	Set 5V current limitation.	Power
		3	46	Empty PR4618 and stuff PR4619.	Set Ultra-sonic mode to keep +15V_ALW voltage level.	Power
		4	10	Set RN1006 PU to +1.5V_SUS.	Follow AMD check list and cure +1.5V_RUN leakage.	EE
		5	62	Change R6206 to 1KR.	According to Safety request, verified OK.	Safety
		6	51	Change PR5102 1KR, PR5106 8.2KR, PR5107 5.62KR.	Set VDDR low voltage level to 0.9V.	EE
	12/29	1	10,37	Add Q1005, R1039, R1040.	Request by AMD to set CPU into HTC mode in DOS.	EE
		2	47	Change PR4720 93.1KR, PR4721 24KR.	Set power OCP value.	Power
	12/31	1	ALL	Change some resistors as short-pad or resistor array.	Save component counts.	EE
		2	ALL	Change some capacitors with smaller value or empty.	Save component counts.	EE
	01/04	1	15	Change R1507,R1508,R1509,R1510,R1511 to bead.	Filter power noise.	EMC
	01/05	1	7	Combine R707,R721 as RN711.	For more layout space.	EE
		2	81	Delete TP8101,TP8102.	Remove useless test point for more layout space.	EE
		3	7,80	Delete R716,R8020, combine R8009,R8010 as RN8001.	Redundant part.	EE
		4	37,39,41	R3747,R4104 short pad, delete R3722,R3904.	Redundant part.	EE
		5	46	Change PR4620 as short pad.	Redundant part.	EE
		6	51	Change PQ5101 with ESD protector.	Change to common part.	Power
		7	54	Empty R5405 and Stuff R5408.	Avoid LCD white panel.	EE
		8	62	Change R6205 to 0R.	Already have one 1KR ahead.	EE
	01/06	1	50	Add PR5004 10KR and empty PR5002.	Avoid +1.1V_ALW leakage in South Bridge.	EE
		2	13	Change R1342 to size 0603.	Synchronous schematic w/DJ.	EE
		3	79	Add R7921 and R7922.	Reserved RF team solution.	RF
	01/07	1	7	Add RN712,C722,C723	Reserve for SMBus signal quality tuning.	EE
		2	60	Change EC6007,EC6008 to 0.01uF.	According FAE Request.	IDT FAE
		3	39	Add Q3904.	According thermal team request.	Thermal
		4	21,18	Change location RN2105 to RN1801, add C1823,C1824.	For SMBus signal quality fine tune.	EE
		5	39,82,83	Remove C3912,TP8301,TP8302,TP8213.	Remove dummy part for more layout space.	EE
		6	76	Reserve C7601, C7602.	Fine tune USB signal quality.	EE
	01/08	1	79	Reserve EC7925,EC7926,EC7927.	Reserve by EMC team.	EMC
		2	77	Change RN7711 to 0R, L7701,L7702,L7703 to bead 22R.	According EMC measurement result.	EMC

0108

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Change notes

Size
A3

Document Number

Berry AMD Discrete/UMA

Rev

A00

Date: Thursday, March 04, 2010

Sheet 94 of 95

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	01/08	3	18, 19	Add C1825, C1922.	Reduce V_REF ripple by EA team result.	EE
		4	37	Reserve C3721, C3722.	Prevent signal cross talk.	EE
		5	ALL	Change capacitors value and add C3723.	Ensure signal quality.	EE
	01/11	1	68	Change KB1 P/N.	According ME request.	ME
		2	66	Change R6601, R6602, R6604, R6606 to 1KR, R6603 to 470R.	Decrease LED brightness.	EE
	01/12	1	37	Add C3724, R3757.	To set accurate current detection in EC.	EE
		2	10	Add R1041 0R.	Add 0R for level shift off.	EE
	01/13	1	21, 37	Add C3725, C2105.	Reserve for singal quality.	EE
	01/14	1	Power	Modify power team componets.	Request by Power Team.	Power
		2	7	Change RN712 to 22R.	Fine tuned damping resistor value.	EE
A00	02/08	1	66	Reserve R6609, R6610 1KR.	Add for future LED brightness balance.	EE
		2	68	Add keyboard back light circuit, remove R5403.	Add for keyboard with back light module.	EE
		3	69	Change HALLSW1 footprint for co-layout.	Change for co-layout different kind of HALLSW1.	EE
		4	77	Add AFTP7701, AFTP7702, AFTP7703.	Add AFTP test point for factory test.	EE
	02/10	1	Power	Update Obsolete parts.	Update obsolete parts due to policy.	Power
		2	79	Change HBT1 part number.	Change HBT1 part number to match ME EMN file.	ME
		3	47	Add PTC4710.	Add to solve board accoustic issue.	EE
	02/22	1	54	Remove co-layout pad.	As factory request.	EE
		2	42	Add C4217, C4401, C4402.	Ensure signal quality.	EE
		3	48	Delete Power Gap.	Request by Power Team.	Power
	02/23	1	ALL	Change to short pad.	Change most of 0-ohm resistors to short pad.	EE
	02/24	1	7, 68, 79	Reserve C724, C725, C6806, C6807, EC7928-EC7932.	As EMC team request.	EMC
	02/25	1	13	Add TP1309.	As factory request to add.	Factory
		2	7, 68	Rename EMC capacitor to EC704, EC705, EC6801, EC6802.	Meet schematic standardization.	EE
		3	49, 89	Change PR4913 to 3.9R, PR8905 to 6.98KR.	PR4913 for snubber, PR8905 for OCP.	Power
		4	21	Change R2133 to 0R.	Set GPIO input level from 0.5V to 0V.	EE
		5	79	Remove EC7928.	Layout space limitation.	EE
	02/26	1	39, 42	Empty R3906 and Change R4202 from 0R to 1KR.	It is for solving T8 shutdown issue.	EE
	03/03	1	60	Change SPK1 part number.	Request by ME.	ME
	03/05	1	20, 24, 37	Empty R2029, R2404, R3751.	Saving unused components.	EE
	03/08	1	48	Stuff PU4803 and empty PU4804.	Place the H/S and L/S MOS at the same surface.	Power

0308-1

<Core Design>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title	Change notes		
Size	Document Number	Rev	
A3	Berry	A00	
Date:	Monday, March 08, 2010	Sheet	95 of 95